

FIRMWARE for ADC FPGA for Moller DAQ

Table of Content:

1. Functional (Requirement) Description
 - a. Overview
 - b. Channel Data Processing
 - i. Option 1
 - ii. Option 2
 - iii. Option 3
 - iv. Trigger Input Buffer
 - c. Energy Sum
 - d. Acceptance Pulse (Hit Bits)
2. Conceptual Architecture Diagram.
 - a. Overview
 - b. Data Buffer
 - c. Process Algorithm
 - d. VME FPGA Interface
3. Data Format
 - a. Internal
 - b. To FIFO (to VME FPGA)
 - c. To Hit Sum FPGA
4. Modified Fast Bus Address Mapping
5. VHDL Block Diagram
6. VHDL Test Bench and Test Vector.
7. Size, Power, and Performance


ADC FPGA Functional Description

Overview:

The ADC FPGA receives streaming 12 bits data at 250 MHz from 8 ADC. It performs **Channel Data Processing** for each ADC, computes **Energy Sum** of all ADC, and generates **Acceptance Pulse** for each ADC. The data selected in Channel Data Processing and results of Energy Sum are passed to VME FPGA and Hit Sum FPGA respectively for further processing. **The code is modular such that processing algorithms can easily be added or deleted.**

1. Channel Data Processing:

ADC Data



Trigger Input



Time Line

|←Programmable Trigger Window→|
----- 100nS to 2uS -----

|←-----Programmable Latency (100nS to 8uS -----→|

Data from ADC are stored continuously in circular buffer until Trigger input becomes active (low). The data that was stored from the time that the Trigger occurs back to the time specified by Programmable Latency within the Programmable Trigger Window are processed. There are three options to which these data are processed. The options are selectable by the user. While data are being processed, ADC FPGA will continue storing incoming ADC data with no loss of data. PTW and PL are common to all 8 ADC channels.


A. Option 1:

Data within the Programmable Trigger Window [PTW] is passed with no further processing to the VME FPGA.

Option 1 Data to VME FPGA Illustration:



Trigger Input



Time Line

|←Programmable Trigger Window→|

|←-----Programmable Latency -----→|

B. Option 2:

Data within the Programmable Trigger Window that crossed a Programmable Trigger Energy Threshold (TET) are passed through VME FPGA. A Programmable Number of Sample (PNS) before the First Threshold Crossing (T1) and after the Last Threshold Crossing (T2) are include.


The time stamp value for T1 and T2 must also be passed to the VME FPGA with the PNS data. Up to 4 PNS

PNS is defined as the Number of Samples Before T(n) and Number of Samples After T(n). $PNS == NSB + NSA$. NSB and NSA are common for all eight ADC channel. TET is 12 bits and unique to each ADC channel.

NSB has a maximum value of 1024

NSA has a maximum value of 1024


Option 2 Data to VME FPGA Illustration:



Trigger Input



Time Line




C. Option 3:

Data from Option 2 are summed around T1 and T2. PNS defines the number of samples before and after T1 and T2 include in Sum 1 and Sum 2 respectively.


Only Sum 1 and Sum 2 are passed to VME FPGA.

Pedestal used to determine quality factor of pulse integral (sum) will be implemented in later version.


Option 3 Data to VME FPGA Illustration:



Trigger Input




Time Line




Trigger Input Buffer:

In the event that the Trigger Input rate is faster than the data processing time, the processing algorithm has to be able to process 4 (or more. TBD due to memory limitation) consecutive triggers with no loss in time lines. If a trigger cannot be processed due to an overflow condition, the VME FPGA will be notified: “no data for trigger. If T1 is less than 50 Ns, the trigger will not be recorded.

Successive Trigger Input Illustration:




Memory Model for Successive Trigger Input Illustration:



MOLLER DAQ Overview:

HALLA Moller Polarimeter Requirement



When TRIGGER condition is met, send data that cause TRIGGER.

TRIGGER condition (or):

CL AND CR prescaled from 1 to at least 1000

CL prescaled from 1 to at least 1000

CR prescaled from 1 to at least 1000

$$CR = \sum_{i=1,4} \sum_{j=1,2} P_i^j > \text{threshold}$$

$$CL = \sum_{i=1,4} \sum_{j=1,2} P_i^j > \text{threshold}$$

$$SL = (\sum_{j=1,2} S1^j > \text{threshold}) \text{ or } (\sum_{j=1,2} S2^j > \text{threshold}) \text{ or } (\sum_{j=1,2} S3^j > \text{threshold}) \text{ or } (\sum_{j=1,2} S4^j > \text{threshold})$$

$$SR = (\sum_{j=1,2} S5^j > \text{threshold}) \text{ or } (\sum_{j=1,2} S6^j > \text{threshold}) \text{ or } (\sum_{j=1,2} S7^j > \text{threshold}) \text{ or } (\sum_{j=1,2} S8^j > \text{threshold})$$

ON BOARD SCALER (COUNTER) to be read out by a separate trigger (helicity and gate bits) at the helicity cycle of 30 to 2kHz.

- CL and CR
- CL and SL
- CR and SR
- CL and CR and SL and SR
- CL and CR and (SL and SR delayed > 100 ns)

2. Energy Sum:


Data from four Calorimeters are added and the sum is sent to Hit Sum FPGA. Pipeline adders are implemented to allow 250 MHz clocking. The latency of the pipeline (the sum) is TBD.

3. HITBITS:


Scintillator data are average over 2 sample and compare to a threshold. When the average is less than the Programmable Trigger Energy Threshold (TET), the corresponding Hit Bit becomes active (low). Hit Bit remains active (low) until the data goes higher than the TET. The Hit Bits are transferred to Hit Sum FPGA where they are programmed for mono-stable mode with a single programmable value for a fixed width.

Acceptance Pulse Illustration:

ADC data




Hit Bit



Conceptual Architecture Diagram

Overview:




Data from each ADC is resynchronized with FPGA main CLK. The outputs of the Resync are inputs of Data Buffer, Sum, and Hit Bits circuits. Each ADC Channel has Resync, Data Buffer and Processing Circuits. The Data Buffer stores Resync Data, Trigger Number, and Time Stamp. Processing Circuit processes data from Data Buffer. Format read results from each ADC channels (1-8) Processing Circuit and mux it to external FIFO. Sum circuit adds Resync data on a clock by clock basis. Bit Bits circuit compare Resync data to TET and produce a low active signal when Resync data is above TET.

The architecture supports Processing Modularity. Processing algorithms are independent of the other functions.


Sel block was added on March 3, 2008 to accommodate both 10 bits and 12 bits FADC boards This feature also allows individual ADC Channel values (counts) to be set to zero (effectively disable the ADC). CONF register (see below) configures these options.

Data Buffer:




1. Synchronize data from ADC to 250 MHz FPGA CLK
2. Store ADC data to Primary Buffer. Implement Primary Buffer as ring (circular) buffer.
3. When a Trigger occurs, the trigger is stored along with the values of the 48 Bits Timer and the Pointer of the Primary Buffer in a FIFO.
4. For each trigger, data within Programmable Trigger Window are copied from Primary Buffer to Secondary Buffer with time stamps and markers necessary for further processing. After the block is copied, Number of PTW Data Blocks increments by one.
5. After a block is read and process, Decrement should be pulsed to decrease the Number of PTW Data Blocks by one.
6. Each ADC channel has its own Data Buffer.
7. When the Trigger Rate is faster than the time needed to copy ADC Data from Primary Buffer to Secondary Buffer, RAW BUFFER OVERRUN is set and remains set until RESET_N or SOFT_RESET_N goes low.
8. When Number of PTW Data Block is equal to Maximum PTW Data Blocks set by the host, PTW Buffer Overrun sets and remains set until RESET_N or SOFT_RESET_N goes low.
9. Utilized 700 LUT, six 18000-bits RAM blocks. Max Clock is 252 MHz.

Process Algorithms:




1. Read data from Secondary Buffer.
2. Parse data to Processing Algorithms
3. Process all three options of Data Channel Processing.
4. Create Acceptance (Hit bit) pulse
5. Compute Energy Sum

VME FPGA IFACE:



VHDL Block Diagram

ADC Input ReSync



Each ADC has 12 bits data, an overflow, and an ADCCLK. The ADC Input Resync captures ADC's data and overflow bits with ADC's output clock to a 15 deep (smallest allow by ISE) by 13 bits FIFO. The FIFO allows the FPGA main CLK to be independent of ADC clock. The FPGA main CLK clocks the data out of FIFO and send to the Data Buffer Block.

The advantage of using ADC's own CLK to capture its data is the elimination of timing variations from ADC to ADC. Moreover, the FIFO Empty signal is used as FIFO Read Enable to allow variation in ADC start up time.

**Data Buffer
Primary Memory Map**

Address Location	Content
0	ADC Data 0
1	ADC Data 1
2	ADC Data 2
3	ADC Data 3
4	ADC Data 4
:	:
:	:
:	:
4078	ADC Data 4078
4079	ADC Data 4079
4080	ADC Data 4080
0	ADC Data 4081
1	ADC Data 4082
2	ADC Data 4083
3	ADC Data 4084
:	:
:	:
:	:

Primary Memory stores ADC data as it comes in. At the end of buffer, the storing re-circulates and overwrites previous data.


Data Buffer Secondary Memory Map

Memory location from beginning of PTW	Content
0	PTW 0 “10010” Trigger Number bits 26-16
1	Trigger Number bits 15-0
2	“10011000” Time Stamp bits 47-40
3	Time Stamp bits 39-24
4	“00000000” Time Stamp bits 23-16
5	Time Stamp bits 15-0
6	PTW 0 data 0
:	PTW 0 data 1
:	:
N-4	“111” PTW 0 data N-4. “111” indicate almost last data
N-3	PTW 0 data N-3
N-2	PTW 0 data N-2
N-1	PTW 0 data N-1
N	PTW 0 last data
N+1	PTW 1 “10010” Trigger Number bits 26-16
N+2	Trigger Number bits 15-0
N+3	“10011000” Time Stamp bits 47-40
N+4	Time Stamp bits 39-24
N+5	“00000000” Time Stamp bits 23-16
N+6	Time Stamp bits 15-0
N+7	PTW 1 data 0
	PTW 1 data 1
	:
M-4	“111” PTW 1 data M-4. “111” indicate almost last data
M-3	PTW 1 data M-3
M-2	PTW 1 data M-2
M-1	PTW 1 data M-1
M	PTW 1 last data
M+1	PTW 2 “10010” Trigger Number bits 26-16
M+2	Trigger Number bits 15-0
M+3	“10011000” Time Stamp bits 47-40
M+4	Time Stamp bits 39-24
M+5	“00000000” Time Stamp bits 23-16
M+6	Time Stamp bits 15-0
M+7	PTW 2 data 0
	PTW 2 data 1

	:
O-4	“111” PTW 1 data O-4. “111” indicate almost last data
O-3	PTW 2 data O-3
O-2	PTW 2 data O-2
O-1	PTW 2 data O-1
O	PTW 2 last data


When a trigger occurs, a number of ADC data words ($=PTW*25MHz$) is copied from Primary to Secondary Buffer. The time at which the trigger occurred and the Trigger Number of Bits is included. Since the Number of ADC data words effects where the buffer ended and to minimize gate count, the location of the end of the buffers is provided by the Host Interface block. The Secondary Buffer Size is 2040 to accommodate 4 successive triggers of 2uS PTW (500 locations per trigger).

Trigger Buffer



When a trigger occurs, the time stamp and the pointer that points to beginning of Programmable Trigger Window (Raw Data Out PTR Pending) is store to 16 bit FIFO. The 48-bits time stamp is stored in 4 consecutive locations with LSB stored first. Bits 11-0 is padded with "1100" to signify the beginning of PTW window and Time Stamp Words. Bits 23-12, 35-24, and 47-36 are padded with "0100" to signify Time Stamp. After the first word is stored, TrigFifoEmpty goes high and kick off the State Machine to copy time stamp from FIFO to Secondary Dual-Port memory. Data in the PTW stored in the Primary Buffer starting at Trigger Address are copied to Secondary Buffer.

Data Buffer: Primary and Secondary Buffer



After power up, data from ADC is stored in Ring Buffer continuously. When Trigger is in Trigger Buffer, the Time Stamp is copied from the Trigger Buffer to the Secondary Buffer. The Primary Address when the trigger occurred is retrieved from the Trigger Fifo to be used as the starting Primary address to copy ADC data over. A counter is keeping track of the number of ADC words copied. When the counter equaled the PTW words the copied process stop. Another counter that keeps track of the number of triggers that are in the Secondary Buffer ready for Process algorithm. When a block of trigger is process, this counter is decrement by the Process algorithm.

The Secondary Buffer storage is such that the starting address of each block of trigger data is determine by the PTW but it is fixed with PTW. For example, if PTW is 2uS, the starting address are 0, 504, 1008, 1512. The data formats from low to high address are

- “1000” “TS bits 47-36”
- “1000” “TS bits 35-24”
- “1000” “TS bits 23-12”
- “1000” “TS bits 11-0”
- “010” “ TriggerNumber bits 26-14”
- “01” “ TriggerNumber bits 13-0”
- “000” “ADC data”
- :
- :
- “001” “Last ADC data in PTW”

PTW Counter is coded such that when decrement commands and increment commands occurs exactly at the same time, decrement occurs before increment.

Data Buffer:

STATUS

Data Processing: Memory Map

Data Processing Memory Assignment for Mode 0

Memory location from beginning of PTW	Content (WITH EVENT)
0	“00” “10010” Trigger Number bits 26-16
1	“00” Trigger Number bits 15-0
2	“00” “10011000” Time Stamp bits 47-40
3	“00” Time Stamp bits 39-24
4	“00” “00000000” Time Stamp bits 23-16
5	“00” Time Stamp bits 15-0
6	“00” PTW data 0
7	“00” PTW data 1
8	“00” PTW data 2
9	“00” PTW data 3
etc	etc
N+7	*”11” “FFFF” : end of PTW
Memory location from beginning of PTW	Content (WITHOUT EVENT)
0	“00” “10010” Trigger Number bits 26-16
1	“00” Trigger Number bits 15-0
2	“00” “10011000” Time Stamp bits 47-40
3	“00” Time Stamp bits 39-24
4	“01” “00000000” Time Stamp bits 23-16
5	“01” Time Stamp bits 15-0
6	“01” “0000”
7	“01” “0000”
:	:
:	:
N+6	N
N+7	“11” “0000” : end of PTW

N = PTW

Data Processing Memory Assignment for Mode 1:

Memory location from beginning of PTW	Content (WITH EVENT)
0	“00” “10010” Trigger Number bits 26-16
1	“00” Trigger Number bits 15-0
2	“00” “10011000” Time Stamp bits 47-40
3	“00” Time Stamp bits 39-24
4	“00” “00000000” Time Stamp bits 23-16
5	“00” Time Stamp bits 15-0
6	“10” “0000” Pulse Number “00” SampleNumber from Thredhold bits 9-0
7	“00” PTW pulse 0 data 0
8	“00” PTW pulse 0 data 1
N	“00” PTW pulse 0 data last
N+1	“10” “0000” Pulse Number “01” SampleNumber from Thredhold bits 9-0
N+2	PTW pulse 1 data 0
N+3	PTW pulse 1 data 1
M	PTW pulse 1 data last
M+1	“10” “0000” Pulse Number “10” SampleNumber from Thredhold bits 9-0
M+2	PTW pulse 2 data 0
M+3	PTW pulse 2 data 1
O	PTW pulse 2 data last
O+1	“10” “0000 Pulse Number “11” SampleNumber from Thredhold bits 9-0
O+2	PTW pulse 3 data 0
O+3	PTW pulse 3 data 1
P	PTW pulse 3 data last
P+1+7	“11” “0000” : end of PTW
Memory location from beginning of PTW	Content (WITHOUT EVENT)
0	“00” “10010” Trigger Number bits 26-16
1	“00” Trigger Number bits 15-0
2	“00” “10011000” Time Stamp bits 47-40
3	“00” Time Stamp bits 39-24
4	“01” “00000000” Time Stamp bits 23-16
5	“01” Time Stamp bits 15-0
6	x”10000”

7	x"10000"
8	"11" "0000" : end of PTW

Data Processing Memory Assignment for Mode 2:

Memory location from beginning of PTW	Content (WITH EVENT)
0	"00" "10010" Trigger Number bits 26-16
1	"00" Trigger Number bits 15-0
2	"00" "10011000" Time Stamp bits 47-40
3	"00" Time Stamp bits 39-24
4	"00" "00000000" Time Stamp bits 23-16
5	"00" Time Stamp bits 15-0
6	"10" "0000" Pulse Number "00" SampleNumber from Thredhold bits 9-0
7	"00" Pulse 0 Sum bits 18-3
8	"00" "0000000000000000" Pulse 0 Sum bits 2-0
9	"10" "0000" Pulse Number "01" SampleNumber from Thredhold bits 9-0
10	"00" Pulse 1 Sum bits 18-3
11	"00" "0000000000000000" Pulse 1 Sum bits 2-0
12	"10" "0000" Pulse Number "10" SampleNumber from Thredhold bits 9-0
13	"00" Pulse 2 Sum bits 18-3
14	"00" "0000000000000000" Pulse 2 Sum bits 2-0
15	"10" "0000" Pulse Number "11" SampleNumber from Thredhold bits 9-0
16	"00" Pulse 3 Sum bits 18-3
17	"00" "0000000000000000" Pulse 3 Sum bits 2-0
18	"11" "0000" : end of PTW
Memory location from beginning of PTW	Content (WITHOUT EVENT)
0	"00" "10010" Trigger Number bits 26-16
1	"00" Trigger Number bits 15-0
2	"00" "10011000" Time Stamp bits 47-40
3	"00" Time Stamp bits 39-24
4	"01" "00000000" Time Stamp bits 23-16
5	"01" Time Stamp bits 15-0
6	x"10000"
7	x"10000"
8	"11" "0000" : end of PTW

Data Processing:

Data Processing for all mode involves scanning the entire secondary buffer. If there is no pulses (data that cross threshold), x"FFF0" is written to processing memory (PTW) data locations. Trigger Number and Time Stamp info are copied from secondary buffer to processing memory. X"FFF0" signal DataFormat block to prevent data from written to external FIFO. This feature only writes ADC channel that has data that cross threshold (TET).

Data Processing consists of 4 state machines, counters, and pointers. The 4 State Machines include Main and one for each of the 3 Processing Options. When there is ADC data to process, Main State Machine read Time Stamps and Trigger Number from Secondary Buffer and write to Data Processing Buffer. It then calls on one of the other three state machines to process the Option that is in effect.

The state machine for option 1 does the following:

1. Copies $PTW * 20MHz$ number of words from Secondary Data Buffer to Data Processing.
2. Increment number of process counter by one

The state machine for option 2 does the following:

1. Read ADC data from Secondary Data Buffer. Start PULSE_TIMER to tick mark the data read.
2. If ADC data is above Trigger Threshold, it writes PULSE_TIMER to Process Buffer. Then it copies NSB and NSA number of words from Secondary Data Buffer to Data Processing Buffer as follow:
 - a. If the number of words read before threshold is greater than NSB load RD_PTW_PTR with address that is NSB before threshold. If the number of words read (WORD_AFTER_TS_CNT) is less than NSB, load the RD_PTW_PTR with address of WORD_AFTER_TS_CNT word back from threshold.
 - b. Start NSB_CNT.
 - c. When $NSB_CNT = NSB$ if $WORD_AFTER_TS_CNT > NSB$ **or** $NSB_CNT = WORD_AFTER_TS_CNT$ if $WORD_AFTER_TS_CNT < NSB$ start NSA_CNT.
 - d. When $NSA_CNT = NSA$, it stop reading Secondary Buffers.
3. Repeat Step 1 and 2 until number ($PTW * 250MHz$) numbers of words have been read.
4. Write "FFFF" to signal the end of PTW.
5. Increment number of process counter by one

The state machine for option 2 does the following:

1. Read ADC data from Secondary Data Buffer.
2. If ADC data is above Trigger Threshold, it unable accumulated sum circuit to add ADC value from NSB to NSA ADC words.
3. Write accumulated sum to Secondary Data Buffer
4. Repeat Step 1, 2, and 3 until number number $PTW * 20MHz$ numbers of words have been read.
5. Write "FFFF" to signal the end of PTW.

6. Increment number of process counter by one

In mode 2 and 3, when the number of words read before the ADC value exceeds the Trigger Threshold is less than NSB, only that many words are processed.

Each state machine is responsible to change and reset the counters that pertained to the option.

The counters and their functions are listed below.

1. WORD_AFTER_TS_CNT: keep track of words read from beginning of PTW to the ADC sample that exceeds the Trigger Threshold. If WORD_AFTER_TS_CNT is less than NSB when this Threshold exceeded occurs, the NSB_PTR_ENOUGH pointer is used as starting address. Only WORD_AFTER_TS_CNT number of words before Threshold is processed.
2. TS_CNT: keep track of the number of time stamp and trigger number words read from the Secondary Buffer. Main state machine uses this to stop copying time stamp and trigger number words.
3. PTW_WORDS_CNT: keep track of the number of words in PTW that have been read out. It is cleared when it is equal to number of "PTW words + 4 Time Stamp words + 2 Trigger Number words".
4. NSB_CNT: Keep track of the number of words before Threshold has read and processed.
5. NSA_CNT: Keep track of the number of words after Threshold has read and processed.
6. PULSE_TIMER: Tick mark ADC data read from Secondary Buffer from beginning of PTW.
7. PULSE_NUMBER: Keep track of the number of pulses in PTW.
8. HOST_BLOCK_CNT: Keep track of the number of PTW ready to transfer to host. The host decrements this counter after the host reads one PTW.

The pointers and their functions are listed below:

1. NSB_PTR_ENOUGH: This pointer is used as starting address if the number of words read from PTW beginning to Threshold is greater than NSB value. A number of NSB words is processed.
2. NSB_PTR_NOT_ENOUGH: This pointer is used as starting address if the number of words read from PTW beginning to Threshold is less than NSB value. Only WORD_AFTER_TS_CNT number of word is processed.

Counters that also serve as pointers are listed below:

1. RD_PTW_PTR: This is the address to the Secondary Buffer. It is load with either NSB_PTR_ENOUGH or NSB_PTR_NOT_ENOUGH and increment under state machine control. It is cleared (restart at address 0) when PTW_WORDS_CNT is equal to “number of PTW words + 4 Time Stamp words + 2 Trigger Number words”.

Data Format :

Data format read data from Data Processing Memory, put the data in proper format as described in FADC Data Format, and write to external FIFO to host. The data format falls into 5 categories: Event_Header, Time_Stamp, Window_Raw_Word1, Pulse_Raw_Word1, Window_Pulse_Raw_Words_2_to_N, Pulse_Integral and Event_Trailer. The words are 36 bits wide.

Event_Header indicates the start of an event and bits are assigned as follow:

(35-34) = 0

(33-32) = 1

(31) = 1

(30-27) = 2

(26-0) = trigger number

→ x"19 trigger number"

Trigger Time (Time_Stamp) indicates time of trigger occurrence relative to the most recent global reset. The six bytes (48 bits) of trigger time Ta Tb Tc Td Te Tf are format in two 32-bits words:

Word1:

(35-34) = 0

(33-32) = 0

(31) = 1

(30-27) = 3

(26-24) = 0

(23-16) = Ta

(15-8) = Tb

(7-0) = Tc

→ x"0980 time stamp hi

Word2:

(35-34) = 0

(33-32) = 0

(31) = 0

(30-24) = 0

(23-16) = Td

(15-8) = Te

(7-0) = Tf

→ x"0000 time stamp lo

Window Raw Word1 indicates the beginning of Window Raw Data.

(35-34) = 0

(33-32) = 0

(31) = 1

(30-27) = 4

(26-23) = Channel number (0-7)

(22-12) = 0

(11-0) = Window Width (PTW) (in number of samples).

→ x"0A ChannelNumber 00 numberOfSamples"

3322 2222 2222 1111 1111 1198 7654 3210
1098 7654 3210 9876 5432 10

1010 0Cha n000 0000 0000 Ptw- ---- ----

Pulse Raw Word1 indicates the beginning of Pulse Raw Data.

(35-34) = 0

(33-32) = 0

(31) = 1

(30-27) = 6

(26-23) = Channel number (0-7)

(22-21) = pulse number (0-3)

(20-10) = 0

(9-0) = time from beginning of PTW that the pulse crossed threshold

→ x"0B ChannelNumber 00 TIME"

3322 2222 2222 1111 1111 1198 7654 3210
1098 7654 3210 9876 5432 10

1011 0Cha nP#0 0000 0000 00Ti me-- ----

Remaining words for Pulse Raw Data and Window Raw Data have the same format.

(35-34) = 0

(33-32) = 0

(31) = 0

(30) = 0

(29) = 1 indicates sample x not valid

(28-16) = ADC sample x (includes overflow bit)

(15-14) = 0

(13) = 1 indicates sample x+1 not valid.

(12-0) = ADC sample x+1 (includes overflow bits).

3322 2222 2222 1111 1111 1198 7654 3210
1098 7654 3210 9876 5432 10

00xA dcSa mple ---- 00xA dcSa mple ----

Pulse Time (8) – time associated with an identified pulse within the trigger window.

(31) = 1

(30 – 27) = 8

(26 – 23) = channel number (0 – 15)

(22 – 21) = pulse number (0 – 3)
(20 – 19) = measurement quality factor (0 – 3)
(18 - 16) = reserved (read as 0)
(15 – 0) = pulse time

3322 2222 2222 1111 1111 1198 7654 3210
1098 7654 3210 9876 5432 10

1100 0ChanP#0 0000 PulseTime

Pulse Integral (7) – integral of an identified pulse within the trigger window. The pulse integral may be a simple sum of raw data samples over the pulse duration, or the result of a complex fit to pulse shape. Pedestal subtraction may be included.

(31) = 1
(30 – 27) = 7
(26 – 23) = channel number (0 – 15)
(22 – 21) = pulse number (0 – 3)
(20 – 19) = measurement quality factor (0 – 3)
(18 – 0) = pulse integral

3322 2222 2222 1111 1111 1198 7654 3210
1098 7654 3210 9876 5432 10

1011 1ChanP#0 0PulseIntegral

Event Trailer: Indicate the end of an event.

EVENT_TRAILER = "0010" & X"E8000000";

Example:

Raw Data:

x"19_____" Event Header
x"98_____" Time Stamp upper 24 bits.
x"_____" Time Stamp lower 24 bits.
x"A_____" Channel Number, Window Width (PTW)
x"_____" Raw Data
x"2E8000000" End of Event

Pulse Data:

x"19_____" Event Header
x"98_____" Time Stamp upper 24 bits.
x"_____" Time Stamp lower 24 bits.
x"B_____" Channel Number, Time from beginning of PTW that the pulse crossed
thredshold.
x"_____" 2 pulses (12-0) (28-16) per 36 bits words.
x"2E8000000" End of Event

Pulse Sum:

x"19_____" Event Header
x"98_____" Time Stamp upper 24 bits.
x"_____" Time Stamp lower 24 bits.
x"C_____" Pulse time
x"B8_____" Channel Numbe(25-23)r, Pulse Number(22-21), Pulse Integral (18-0)
x"2E8000000" End of Event

Data Format VHDL:

The VHDL code read data streams from processing block, format them per document "FADC Data Format" by Ed Jastrzembski.

When all HOST_BLOCKx_CNT is greater then one, DATFORSM begins the write out algorithm. The algorithm is as follow:

- 1) Pop the starting and last address of the data in the processing buffer.
- 2) Load the starting address of Channel 0 to Address counter. Start FIFO clock. Inc Address counter on rising edge of FIFO clock.
Output Address to PROCx_ADR
- 3) Read data from PROCx_OUTDAT. Assemble them into Event Header, TimeStamp1, and TimeStamp2 and writes to FIFO.
- 4) In mode 0, the Address is stop after TimeStamp2 address (5) to allow time to insert Window Raw Data Word 1 which contains Channel Number and Window Width.
- 5) In mode 1 and mode 2, the Address is stop after Pulse Number and SampleNumber from Threshold Address (6), to allow time to assemble Pulse Raw Data Word 1 which contains Channel Number and
first sample number for pulse or Pulse Time which contains Channel Number and pulse time.
- 6) The data are read and write in pairs until the Address counter equal last address of the processing buffer. The channel are increment and repeats step 1 through 6.
- 7) After the last channel is finish, Event Trailer is written to FIFO.

Because of the different in the data format between the modes: 0,1,and 2, each mode has its own state machine.

In mode 2, there might be extra words (for some setting of NSA and NSB) in the processing buffer after the last integral, the statemachine does not write this to FIFO.

In mode 0 and 1, for even number of data, the number of data written to FIFO is 2 more, for odd number of data, the number of data written to FIFO is one more.


Data Streams from Processing for diferent modes:

In mode 0: EventHeader, TimeStamp1, TimeStamp2, WindowRaw(not from processing), Deven Dodd,..., TimeEnd


In mode 1: EventHeader, TimeStamp1, TimeStamp2, PulseRaw(upper 16 from processing, not lower 16), Deven Dodd,..., TimeEnd

In mode 1: EventHeader, TimeStamp1, TimeStamp2, PulseRaw(upper 16 from processing, not lower 16), Integral, TimeEnd

Data Format VHDL Diagram




Data Format State Machine Main




Main State Machine does the following:

1. Call State Machine for Mode 0,1,or 2.


Data Format State Machine RD For Mode 1




Data Format State Machine RD For Mode 2



SUM



HIT BITS



VME FPGA IFACE:

Control Bus Memory Map for ADC 0-7

Name	Width (Bits)	Quantity	Access	Primary Address (Secondary Address)	Function
STATUS1	16	1	R	0x0000 (---)	Bits 14 to 0: Code Version Bit 15: 1=10bits ADC 0=12bits ADC
STATUS0	16	1	R	0x0001 (---)	TRIGGER NUMBER BIT 15 to 0
CONFIGURATION	16	1	R/W	0x0002 (---)	Bit 0-1 (process mode): 00 → Select option1 01 → Select option2 10 → Select option3 Bit 3: 1:Run Bit 5-3 : Number of Pulses in Mode 1 and 2 Bit 8-15 → when 1 ADC values = 0 Bit 8 → ADC 0 Bit 9 → ADC 1 Bit 10 → ADC 2 Bit 11 → ADC 3 Bit 12 → ADC 4 Bit 13 → ADC 5 Bit 14 → ADC 6 Bit 15 → ADC 7
PTW	9	1	R/W	0x0003 (---)	Number of ADC sample to include in trigger window. PTW = Trigger Window (ns) * 250 MHz. Minimum is 6. Always report Even Number. For odd PTW number, discard the last sample reported.
PL	11	1		0x0004 (---)	Number of sample back from trigger point.

					PL = Trigger Window(ns) * 250MHz
NSB	12	1		0x0005 (---)	Number of sample before trigger point to include in data processing. This include the trigger Point. Minimum is 2 in all mode.
NSA	13	1		0x0006 (---)	Number of sample after trigger point to include in data processing. Minimum is (6 in mode 2)and (3 in mode 0 and 1). Number of sample report is 1 more for odd and 2 more for even NSA number.
TET	12	8		0x0007 - 0x000E	Trigger Energy Thredhold.
PTW DAT BUF LAST ADR	12	1		0x000F	Last Address of the Secondary Buffer. See calculation below
PTW MAX BUF	8	1		0x000F	The maximum number of unprocessed PTW blocks that can be stored in Secondary Buffer. See Calculation below.

VME FPGA IFACE:

Control Bus Memory Map for ADC 8-15

Name	Width (Bits)	Quantity	Access	Primary Address (Secondary Address)	Function
STATUS	16	1	R	0x0200 (---)	Bit 0 : Primary Buffer Overrun Bit 1: Secondary Buffer Overrun Bit 2: Processing Buffer Overrun
CONFIGURATION	16	1	R/W	0x0201 (---)	Bit 0-1 (process mode): 00 → Select option1 01 → Select option2 10 → Select option3

PTW	9	1	R/W	0x0202 (---)	Number of ADC sample to include in trigger window. PTW = Trigger Window (ns) * 250 MHz
PL	11	1		0x0203 (---)	Number of sample back from trigger point. PL = Trigger Window(ns) * 250MHz
NSB	12	1		0x0204 (---)	Number of sample before trigger point to include in data processing. Minimum is 2
NSA	13	1		0x0205 (---)	Number of sample after trigger point to include in data processing. Minimum is 4.
TET	12	16		0x0206 - 0x020D	Trigger Energy Thredhold.
PTW DAT BUF LAST ADR	12	1		0x020E	Last Address of the Secondary Buffer. See calculation below
PTW MAX BUF	8	1		0x020F	The maximum number of unprocessed PTW blocks that can be stored in Secondary Buffer. See Calculation below.

$$PTW \text{ MAX BUF} = \text{INT}(2016 / (PTW + 8) * 250000000)$$

Where:

2016 → Number of address of Secondary Buffer

PTW → Trigger Window width in nano-second

$$PTW \text{ DAT BUF LAST ADR} = PTW \text{ MAX BUF} * (PTW + 6) - 1;$$

Where:

6 → 4 address for Time Stamp and 2 address for Trigger Number

NumberOfBytePerTrigger → PTW * 250 MHz.